

10053543  
01/24/2002  
257  
430  
200  
2814  
PERALTA

P

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10053543	FILING DATE 01/24/2002	CLASS 257	SUBCLASS 430 200	GAU 2814	EXAMINER PERALTA
<b>**APPLICANTS:</b> Shimizu Masahiro; Tanaka Yoshinori; Arima Hideaki;					
<b>**CONTINUING DATA VERIFIED:</b> THIS APPLICATION IS A DIV OF 09/452,099 12/02/1999 WHICH IS A DIV OF 09/119,053 07/20/1998 PAT 6,066,881					
<b>** FOREIGN APPLICATIONS VERIFIED:</b> JAPAN 10-017232(P) 01/29/1998					
PG-PUB <input type="checkbox"/> DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>			
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no		35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO 57454-329	
Verified and Acknowledged Examiners's initials					
<b>TITLE :</b> Integrated circuit having a memory cell transistor with a gate oxide layer which is thicker than the gate oxide layer of a peripheral circuit transistor					

U S DEPT. OF COMM./PAT & TM-PTO-436L/Rev 12-94

<b>NOTICE OF ALLOWANCE MAILED</b>		<b>CLAIMS ALLOWED</b>	
		Total Claims	Print Claim for O.G
<b>ISSUE FEE</b>		<b>DRAWING</b>	
Amount Due	Date Paid	Sheets Drwg.	Figs.Drwg.
		Print Fig.	
<input type="checkbox"/> <b>TERMINAL DISCLAIMER</b>		Application Examiner	
		<b>PREPARED FOR ISSUE</b>	
<b>WARNING:</b> The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM  
(Attached in pocket on right inside flap)